

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS P.O. Box 1450 Alsonatina, Virginia 22313-1450 www.usplo.gov



**CONFIRMATION NO. 1514** 

SERIAL NUMBER 10/679,021  RULE  APPLICANTS  Choong Yong Sohn, Cheongju-Si, KOREA, REPUBLIC OF;  Yong Hae Kim, Seongnam-Shi, KOREA, REPUBLIC OF;  Jin Ho Lee, Daejon-Shi, KOREA, REPUBLIC OF;  Jin Ho Lee, Daejon-Shi, KOREA, REPUBLIC OF;  CONTINUING DATA  FOREIGN APPLICATIONS  REPUBLIC OF KOREA 2002-81480 12/18/2002  Foreign Priority claimed  SS USC 119 (a-d) conditions  THE COUNTRY  Verified and  Acknowledged  Acknowledged  ACKNOWLART UNIT  BOCKE 5882F  CHASS  GROUP ART UNIT  DOCKE 5882F  BOCH 58					•	Bib Data Sheet
Yong Hae Kim, Seongnam-Shi, KOREA, REPUBLIC OF; Jin Ho Lee, Daejon-Shi, KOREA, REPUBLIC OF; Jin Ho Lee, Daejon-Shi, KOREA, REPUBLIC OF;  **CONTINUING DATA ****  *****  ****  ****  ****  ***	ET NO.	NIT ATTORN DOCKET 5882P0			10/02/2003	
Jin Ho Lee, Daejon-Shi, KOREA, REPUBLIC OF; Young Wook Ko, Daejon-Shi, KOREA, REPUBLIC OF;  ***CONTINUING DATA ****  ******************************					•	Choong Yong S
** FOREIGN APPLICATIONS ************************************	BLIC OF;	KOREA, REPUBLI	k Ko, Daejon-Shi, KOF	LIC OF;Young Wool	jon-Shi, KOREA, REPU nung, Daejon-Shi, KOR	Jin Ho Lee, Dae Choong Heui Cl
Foreign Priority claimed  35 USC 119 (a-d) conditions  met  Verified and Acknowledged  Acknowledged  ADDRESS  08791  BLAKELY SOKOLOFF TAYLOR & ZAFMAN				WLC	TIONS ************************************	** FOREIGN APPLICA REPUBLIC OF
35 USC 119 (a-d) conditions  yes no Met after  Verified and Acknowledged  Acknowledged  ADDRESS  08791  BLAKELY SOKOLOFF TAYLOR & ZAFMAN			ENTITY **	ANTED ** SMALL E	GN FILING LICENSE (	
08791 BLAKELY SOKOLOFF TAYLOR & ZAFMAN	EPENDENT CLAIMS 2	CLAIMS CLA	DRAWING CLA	COUNTRY KOREA, REPUBLIC	WILL BUIL	35 USC 119 (a-d) conditions met Verified and
SEVENTH FLOOR LOS ANGELES , CA 90025-1030						08791 BLAKELY SOKOLOFF 12400 WILSHIRE BOU SEVENTH FLOOR LOS ANGELES, CA
TITLE  Method of forming a buffer dielectric layer in a semiconductor device and a method of manufacturing a transistor using the same						
☐ All Fees		es	☐ All Fees		•	